Cypress Semiconductor CY7C138xx Series overview
Cypress CY7C138xx Series 18-Mbit (512K x 36/1M x 18) Flow-Through SRAM The CY7C1381D/CY7C1383D/CY7C1383F is a 3.3 V, 512K × 36 and 1M × 18 synchronous flow th...
Manufactured byCypress Semiconductor
Part number or familyCY7C138xx Series
Product groupFlow-Through SRAMs
Product details
Manufactured byCypress Semiconductor
Product groupFlow-Through SRAMs
DescriptionCypress CY7C138xx Series 18-Mbit (512K x 36/1M x 18) Flow-Through SRAM
Functional DescriptionThe CY7C1381D/CY7C1383D/CY7C1383F is a 3.3 V, 512K × 36 and 1M × 18 synchronous flow through SRAMs, designed to interface with high speed microprocessors with minimum glue logic. Maximum access delay from clock rise is 6.5 ns (133 MHz version). A 2-bit on-chip counter captures the first address in a burst and increments the address automatically for the rest of the burst access. All synchronous inputs are gated by registers controlled by a positive edge triggered clock input (CLK). The synchronous inputs include all addresses, all data inputs, address pipelining chip enable (CE1), depth-expansion chip enables (CE2 and CE3), burst control inputs (ADSC, ADSP, and ADV), write enables (BWx, and BWE), and global write (GW). Asynchronous inputs include the output enable (OE) and the ZZ pin.The CY7C1381D/CY7C1383D/CY7C1383F allows interleaved or linear burst sequences, selected by the MODE input pin. A HIGH selects an interleaved burst sequence, while a LOW selects a linear burst sequence. Burst accesses can be initiated with the processor address strobe (ADSP) or the cache controller address strobe (ADSC) inputs. Address advancement is controlled by the address advancement (ADV) input.Addresses and chip enables are registered at rising edge of clock when address strobe processor (ADSP) or address strobe controller (ADSC) are active. Subsequent burst addresses can be internally generated as controlled by the advance pin (ADV).CY7C1381D/CY7C1383D/CY7C1383F operates from a +3.3 V core power supply while all outputs operate with a +2.5 V or +3.3 V supply. All inputs and outputs are JEDEC-standard and JESD8-5-compatible.
Key Features• Supports 133 MHz bus operations• 512K × 36 and 1M × 18 common I/O• 3.3 V core power supply (VDD)• 2.5 V or 3.3 V I/O supply (VDDQ)• Fast clock-to-output time- 6.5 ns (133 MHz version)• Provides high performance 2-1-1-1 access rate• User selectable burst counter supporting Intel Pentium interleaved or linear burst sequences• Separate processor and controller address strobes• Synchronous self-timed write• Asynchronous output enable• CY7C1381D available in JEDEC-standard Pb-free 100-pin TQFP, Pb-free and non Pb-free 165-ball FBGA package. CY7C1383D available in JEDEC-standard Pb-free 100-pin TQFP. CY7C1383F available in non Pb-free 165-ball FBGA package.• IEEE 1149.1 JTAG-Compatible Boundary Scan• ZZ sleep mode option
Manufacturer, product group, and supply
See who makes this product, where it belongs, and where available inventory may be listed.
Manufactured by
Cypress Semiconductor
View Cypress Semiconductor profile
Product group
Flow-Through SRAMs
Explore Flow-Through SRAMs
Available from
Sourcing support available
Start a sourcing request